Comment
Introduction
In today's competitive IC design and manufacturing industries the importance of fac€ors like product time--market, cost. yield and reliability has meant that design-for-manufacturability (DFM) [l] issues like the installation of statistical circuit design techniques are essential. At the very least some form of realistic worst-case design procedures should be possible. To achieve this, a statistical parameter extraction approach was formulated and implemented for a 2 pn CMOS technology culminating in the gemation of nominal and worst-case model parameter sets. This framework, as it applies to the extraction of E€ MOSFET model parameters, will be detailed in this paper.
Definition of Circuit Simulator Model
The selection of a suitable MOSFET model and the subsequent delinition of parameter extraction schemes appropriate for the collection of large amounts of parametric data as part of in-line process monitor tests is the Erst stage in successful parametric yield modeling. The model equations utilized were based on a previously published model [2] with certajn modifications to allow accurate predictions of device transconductance, output conductance. submate bias effects, and subthreshold behavior. Techniques for the extraction of model parameters via optimization algorithms were implemented and employed for model validation purposes. However, this parameter extraclion procedure with its large measurement requirements, its CPU demands, and the sheer amcunt of time involved was not suitable for inclusion into any in-line process monitor test framework. In order to achieve parametea extraaion in a form appropriate for our application, direct parameter extraaion strategies were utilized. 
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In the strong-inversion region of operation can be used as the basis for the development of statistical circuit design or "worst-case" design frameworks.
The following is an example of the methodology used to extract model parameters in a "direct" fashion. In the linear region of operation at low drain-source biases the current equation can be simplified to become where the low-field mobility (UO) has units m2/(Vs) and the effective dimensions are given by
In (1) THETAB parameters in a "direct" fashion, (Figure 1 ).
In the next stage of the direct extraction process the parameters LD and DW, in addition to a value for the drain and source parasitic resistance parameter RDS, are determined from U 0 and THETA values extracted from devices with different geometries [51. A minimum of two devices of equal width and different lengths and two devices of equal length and different widths must be involved in this case.
Similarly, direct methods are utilized to extract the NO, NBO, NDO, NC, SIGMA, and SIGMAB parameters from seven current measurements in the subthreshold region of operation. (Figure 2) .
A further three measurements of ament in the saturation region of operation form the basis for completing the parameter emaction by determining the VMAX and LAMBDA parameters. Figure 3 ).
In (4) and (10) the (+) sign corresponds to Nchamel devices and the (-) sign corresponds to P-channel devices. These equations were found to be adequate for modeling devices from the 2 pm CMOS process used during this work.
Development of a Quick MOSFET Parameter Extraction Program (QMOS)
The QMOS parameter extraction program, formulated for the enhanced SPICE level 3 MOSFET model desaibed above, employs direct parameter extraction techniques to derive model parameter values. In particular. these techniques enable the extraction of a m r a t e model parameters in the most efficient manner possible utilizing a minimized device measurement set and no time-consuming parameter optimization procedures. Indeed the motivation behind the creation and implementation of QMOS was that it would, by its very nature, allow the extraction of MOSFET model parameter sets in far less time than any conventional parametea extraction software employing parameter optimization techniques. Thus, QMOS is suitable for implementation into a production environment where it can be utilized to extract complete MOSFET parametea sets on an on-going basis.
These parameter sets can serve merely as useful process monitor information relevant to designers or, more importantly, the parametric data shows plots of measured and modeled I-V curves for N-channel and P-channel20/2 pn devices where the model parameters were extracted using the direct parameter extraction techniques desaibed in this section.
The agreement between measured and modeled data is quite reasonable even at very low gate drives, thus validating the use of the direct extraction methodology. Both the measurement of the data required, for the direct parameter extractions and the extractions themselves for five N-channel and five P-channel devices took less than two minutes on the parametric test system on which the software was installed.
Direct parameter extraction is not always an easy task. Problems can arise where the model equations are complicated and/or where it is impossible to decouple certain parameters which characterize similar effects. Care should be exercised during the formulation of a model so as to ensure that fast noniterative forms of parameter extraction are possible. This does not always happen and the effects of individual model parameters cannot always be separated from each other. In the case of the model employed in this work the direct extraction of linear, subthreshold, and certain saturation region parameters was relatively straight fonvard. Difficulties were encountered in the extraction of the remaining saturation region parameters and steps had to be taken to simplify the task.
For the devices under analysis it was found, using parameter optimization, that setting the TH2 parameter to zero did not significantly affect the model's performance. Similarly it was determined that the parameter GG could be set to pre-defined values of 0.5 for N-channel devices and 1.0 for P-channel devices. This made it possible to extract the two remaining saturation region parameters, LAMBDA and VMAX using direct extraction methods which would otherwise have proved impossible without the use of unwanted iterative fitting techniques.
In addition, the parameters PHI and TOX were held at process dependent values during the extractions.
Generation of Model Parameter Statistics
The parameter extraction methodologies described in the previous section were employed to extract MOSFET model parameter sets over some specially fabricated wafers. Rather than build up a collection of parameter sets over a period of time from the process under investigation, it was decided to extract the required model parameters from a set of wafers which were fabricated under conditions where selected process input variables were intentionally perturbed within the extremes of their expected limits. Some of the process inputs which were varied included gate oxidation temperature, polysilicon gate length, N-well implant dose, P-well implant dose, threshold voltage adjust implant dose, N+ and P+ source/drain implant dose, and well drive-in temperature. In all, over 700 complete model parameter sets were measured, corresponding to the different process splits or perturbations.
Complete model parameter sets, including linear, subthreshold and saturation region parameters, were logged for 20/8 pn, 20/4 pn, 20/2 pm and 2/4 pn N-channel and P-channel devices on each site which was probed. Drain current (ZD$ transconductance ( g , ) and output conductance (sh) values for a number of bias points in critical regions of device operation were also logged for these devices.
The m e a s d parametric data was read into a statistical analysis package and merged to form one single table containing both the model parameters and the measured device characteristics for each of the devices under analysis. The parametric data was then analysed in the following manner;
(1) Parameter sets which contained "empty" parameter values i.e. parameters which were outside the limits imposed on them were deleted.
(2) Parameter sets which contained parameter values outside of their current +/-4a bounds were deleted. (4) Histograms for each of the parametas were created and stored.
(5) The parameter correlation matrix was calculated and stored.
The variabilities of 15 model parameters, measured from linear, subthreshold and saturation regions of device operation, were analysed for each device of a particular polarity and geometry. The remaining, less IVGSI (Volts) critical, model parameters were effectively excluded from the analysis by either setting them to zero or to pre-determined process dependent values. The N-channel and P-channel parameters, for the devices of each geometry, were combined to form 30-parameter CMOS sets on which the statistical analyses were performed.
Generation of Independent Process-Related Factors
The next stage in the construction of worst-case model parameter sets was the transformation of the correlated model parameters (P's) into a much more manageable set of independent process-related factors (X's). Here VurPi is the percentage variance of parameter Pi accounted for by the 6 components which were retained. As was explained earlier VurPi will have an average of 80% and in practice will lie in the range 60% to 100% for each of the parameters. Values closer to 60% are likely to occur for the more unimportant empirical parameters. These parameters are thus varying due to factors which are not strictly the same as those causing the variabilities of the other parameters. A large portion of the variability of these parameters may be due to noise induced by measurements or parameter extraction.
Interpretation of Process-Related Factors
A combination of PCA and VAFUMAX techniques enabled the consauction of a system of linear equations relating the 30 CMOS model parameters to 6 independent factors as in (19). In order to get an understanding of the specific process fluctuations causing the individual parameter variances it is necessary to interpret the derived factors X1 to x6. By doing this the construction of relationships of the form given in (21). where for example, the first component XI may be replaced by a variable describing oxide thickness variation (i.e. XI = XT~X), are also enabled. Some of the ways by which this was achieved were;
(1) By selecting the model parameters which were most associated with a particular factor. The theoretical physical basis of these parameters may help to identify the factor under analysis.
(2) Some of the parameters were identified by relating factor scores on specific wafers to the process variable settings at which these wafers were processed.
(3) Another way by which the factors can be identified is to correlate the factor variations over the wafers utilized to some process monitor information i.e. polysilicon gate length, resistances, ... etc.
It is important to note that factor scores for any or all wafer sites can be recreated from parameter scores by performing the reverse of equation (19). This was done to all 6 selected factors to aid in their identification. This was done for each wafer site after the PCA and VARIMAX calculations had been performed.
The six independent factors XI to x6, for the 2 pm length devices, have been identified as variations in oxide thickness (X~ox). channel length reduction (Xu), threshold voltage adjust implant (Xw). channel width reduction (XAW), p-well implant (Xpw) and junction depth (XXJ). These independent factors are similar to the smaller set proposed in previous work
Construction of Worst-case Model Parameter Sets
There were 65 model parameter sets in our experiment using the 2 pm length devices (2"' +I where m = number of factors identified and retained in the analysis). One of these parameter sets is the nominal parameter set while the remaining 64 are achieved by setting the factors to +/-N U'S. In this analysis we found that setting N to 2.5 gave very good results. In many circuit analyses we really only want to utilize 3 model parameter sets, a nominal parametex set and 2 sets enabling the prediction of the circuit upper and lower performance limits. Therefore a procedure to reduce the 64 nonnominal model parameter sets to just the required 3 parameter sets was developed.
In order to select the upper and lower bound parameter sets it was necessary to code the MOSFET model equations into the statistical analysis software package procedure so that the following function could be evaluated for all 64 comer parameter sets.
In ( The worst-case parameter sets generated in this work were really initially only aimed at digital applications, B2 and B j were set to zero and p was set to 2 (i.e. one bias point for each device polarity). The bias employed was VGS = +/-3V, VDS = +/-4V and VBS = OV. Worst-case parameter sets were extracted separately for 20/2 pn, 20/4 p, and 20/8 pn devices.
Validation of Worst-case Parameters
Device currents and conductances were measured on the wafers at the same time that the original model parameters were extracted. The measured distributions of these characteristics were compared to the worst-case limits, in an attempt to verify the accuracy of the model parameter sets which were constructed.
The biases utilized were chosen so as to span the biases at which these devices would be used in typical circuit applications. Figure 5 shows measured device current, transconductance and output conductance characteristics for a 20/2 pm N-channel and a 20/2 pm P-channel device. In this example the devices were biased in saturation at a low gate drive. The worst-case predicted limits obtained using the parameter sets generated as described in this paper are also included in these plots. There is excellent agreement between the predicted worst-case limits obtained employing the methodology described in this document and the measured device characteristic distributions. The predicted limits were found to be accurate for devices biased in the linear region of operation, devices biased in the saturation region of operation, devices with non-zero substrate biases, and devices biased at low gate drives.The predicted ranges of operation in all cases were found to be of the order of between six and seven measured standard deviations. Traditional worst-case design methodologies have a tendency of predicting ranges of operation which are far more pessimistic and thus far less useful. Although the worst-case parameters were chosen essentially with digital performance in mind the predicted worst-case l i m i t s for the device output conductances and transconductances were also excellent.
Conclusions
This paper has described the process by which worst-case model parameter sets were generated for a 2 p n CMOS process. These model parameter sets were constructed from parametric data measured by the QMOS parameter extraction program from s F i a l l y processed wafers in which key process parameters were varied between expected limits. The mahod by which the MOSFET model data was analysed and converted to worst-case parameter data has been described and the MOSFET model parametric data variabilities and correlations have been linked to specific sources of variability in the IC manufacturing process. Finally the worst-case parameters which were calculated have been validated utilizing measured device performance data collected over the same wafers from which the model parameter dara was extracted.
